|
Sr Analog Design Engineer
2 V' {3 q L: ` d: [, Y, b* S( D: G( g# [7 t& N
公 司:A famous IC company+ ]$ V+ z2 X8 _+ [6 N4 D- B6 V
工作地点:上海
8 k9 ?1 ?. Q# l" A: z
. C m2 y( c$ y' O4 XResponsibilities: : n; V! d* M3 O" N! T
• Implement critical analog circuitries, such as charge pump, bandgap, reference voltage/current, ADC/DAC etc., for memory operation
$ m$ m* ~& J' N6 q/ s' |• Perform transistor level simulations for functionality, performance and optimization
" w9 x2 o+ D5 [/ s# G& D& B+ x• Perform block level and full chip level simulations using mixed-signal simulators + m" e5 P3 d# v3 [
• Define, design and verify architecture for embedded non-volatile memories ' \6 n+ z; B! T+ E5 d1 x
• I/O design experience a plus
3 }2 q5 y8 B; y( B: }• Other duties as and when required.: _9 x y; \$ B. |' v
4 A/ s* u) ?3 aMandatory Skills:
$ \. v9 i! i( l9 y• Must be good at problem solving 3 P0 P1 S5 l! M' f5 V2 z
• Must have the ability to communicate effectively with different levels of employees/customers
, b$ h/ N( {9 F6 P( z• Knowledge and ability to use computer tools such as HSPICE, SPECTRE, digital simulation(NC-verilog), mixed-signal simulator, static timing analysis and test generation 4 E# J( R3 u: c6 j( I
• Knowledge of layout verification tools and debugging techniques
, U! ]5 Q+ R% _" u% |2 u• Some knowledge of digital RTL design and logic synthesis preferred 6 S. N v" S8 w% \# \$ V& G6 C
1 `/ h, {; `* r1 \/ X% d% @Education:Bachelor Degree or higher preferred
+ a2 u- h7 s( N( h U) O n, LExperience:Minimum of 4 year’s experience in R&D center in Semiconductor field
( |0 T& M5 I: q1 {, SPosition:Regular 2 [& `) S; @; t% x6 j8 P
Shiftay |
|