|
發表於 2014-12-11 11:31:12
|
顯示全部樓層
Requirements:
" `- W V" j2 l- V8 n1. At least 5 years direct work experience on FPGA based product development or IC front-end design, in storage/server/telecom industry. Experience in SSD/HDD product design is preferred. $ b5 c& W# |! o% W" H/ E
5年以上存储/服务器/电信领域FPGA产品开发或IC前端设计经验。有成功开发过SSD/HDD产品经验的优先。 : y7 L; n6 G6 B1 C! o" `( W) D3 M
2 {. P/ W9 y+ B
2. Familiar with PCIe interfaces. Experience in SATA/SCSI/FC is preferred.
0 H0 a" ~+ j$ o* O8 ^% ~8 b4 f* J 熟悉PCIe接口。有SATA/SCSI/FC接口协议开发经验的优先。
) b6 X% |0 O. ~# `+ g7 a( P. I9 K; V6 Y
3. Familiar with DDR3/4 interfaces, ECC (LDPC/BCH). . p) @+ ^6 }& A7 `9 M; i
熟悉DDR SDRAM接口, ECC (LDPPC/BCH)等纠错码开发。
, S9 k$ r$ l2 S1 u
& {5 [' T1 t& ~# Y$ g4. Familiar with eMMC/NOR/ONFI/Toggle interfaces is preferred. Deep knowledge of NAND Flash architecture is preferred.
2 p% c, y4 O1 V8 K& K8 E 熟悉eMMC/NOR/ONFI/Toggle接口协议的优先。熟悉NAND Flash底层结构的优先 $ a8 _$ \, `: ^0 ~7 l3 z
/ f9 q0 r: [/ K& i' ?' ]/ I
5. Good understanding of STA and SDC.
& b3 q* N3 c& s" f 熟练掌握FPGA开流程和静态时序分析和约束。
. z# E/ g2 h3 z! T8 @$ ^2 K8 B4 N+ t8 R; R' r! ~
6. Good understanding of SoC and on-chip bus. Experience in AMBA AXI3/4 is preferred. & g1 n2 r; R$ v9 K8 O& O
熟练掌握SoC和片上总线概念。有使用AMBA AXI3/4经验的优先。
& D4 E9 Y. G! O7 D9 X4 R
9 a9 P* {: Y- NCommon skills
; w8 x* s* S, F& L/ [) h1. Ability to ramp up quickly in new technical areas.
. f4 E$ r5 e) d具备快速进入新技术领域的能力。 4 X. s0 b2 _5 u y" Q B
) g" u1 o; p6 v! T% l3 V+ ?5 {! y2. Creative thinker.
/ i+ }+ [3 `) `) M" t4 J6 j具备创新思维。 ' z: ~' W; l+ M6 |, D! ~
7 B! e7 k. `9 b8 b s! D
3. Good communication skill in both English and Chinese.
+ u) {) v/ N9 c, I- N良好的英语和汉语沟通能力。 / q; p: V5 ]1 F; Z
% c$ @) I* [- x4 ~* w! z% l( x$ M
4. Team-working, good communication and committed to delivery ) c' k, ^) G {+ Y
具有团队合作精神和良好的沟通技能 |
|