Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3016|回復: 6

Optimization on ESD Clamp Circuits in a 0.13-μm Technology

[複製鏈接]
發表於 2008-11-26 21:58:46 | 顯示全部樓層 |閱讀模式
Optimization on NMOS-Based Power-Rail ESD Clamp
; T3 o' r9 [% R! o0 \9 _Circuits with Gate-Driven Mechanism in a 0.13-μm- `1 T# k, w4 a% r' c9 P
CMOS Technology
! J+ Q/ b+ b: p$ L$ Z: V* K5 W& g# u
Abstract—NMOS-based power-rail ESD clamp circuits with gate-driven mechanism have been widely used to obtain the
5 v3 f6 J2 O' @2 U& R* W# x! Udesired ESD protection ability. All of them are based on a similar circuit scheme with 3-stage inverters to drive the ESD clamp NMOS transistor with large device dimension. In this work, the designs with 3-stage-inverter and 1-stage-inverter controlling circuits have been studied to verify the optimal circuit schemes in NMOS-based power-rail ESD clamp circuits.0 ]; X$ A6 j0 |  \5 i

- A, `5 w5 l& @0 Y注意:内容有一定深度,初学者可能看起来有些困难。
$ I3 K4 \# j! s+ ^5 K/ R  Q8 l. @( @) n( Q1 _4 {
遊客,如果您要查看本帖隱藏內容請回復

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
 樓主| 發表於 2008-11-26 21:59:05 | 顯示全部樓層
IV. CONCLUSION
/ ~/ Q4 R/ }' HThe designs with 3-stage-inverter and 1-stage-inverter( E  p. d  w/ l, m: t
controlling circuits have been studied to verify the optimal
+ }& _/ j# j& k" \% Z  Kdesign schemes in NMOS-based power-rail ESD clamp
, J4 Y$ M) J9 G" t/ w, R! ^circuits. In addition, two ESD clamp NMOS transistors,$ N" G6 ?' I2 j5 ~5 p
having snapback and no snapback operations, also were codesigned& G! J5 V! q2 U5 L: S9 t& \
with different controlling circuits to realize the' e( }3 g' Y/ u/ w" i' [
impact on their required performance. According to the( f& x4 L* [; P- B
experiments and analyses, the 3-stage inverters can slightly
, o6 A: j8 l$ {6 mincrease the ESD robustness, but they also can dramatically3 P/ H4 }4 m4 z: Z7 F, M; [  V
sacrifice the mis-trigger and latch-on immunity. The 1-stage' S- _- y  K* B  }
inverter should be an appropriate and reliable candidate for the: s* G. S' H6 A5 I9 K0 G( M
power-rail ESD clamp circuits.
發表於 2008-12-7 09:38:18 | 顯示全部樓層
very good!
, K( [6 |$ A! C) d' pDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
發表於 2009-1-15 17:54:01 | 顯示全部樓層
好東西~~謝謝這位大大的分享~~~~~~~~~~~~~
發表於 2009-7-30 10:19:25 | 顯示全部樓層
還要回復啊。希望能學到一些東西,謝謝!
發表於 2009-8-28 20:22:14 | 顯示全部樓層
very useful, Thanks for your sharing...........
發表於 2010-6-29 14:10:28 | 顯示全部樓層
正在學這方面的知識,多謝分享好東西!
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-3-29 03:42 PM , Processed in 0.117007 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表