Xilinx Spartan-3 DCM

syuan08

我想要產生CLK0,90,180,270不知道是程式少打還是哪邊出了問題!
( Y1 f, h  l2 i1 w
" c1 {$ Z; C& d0 k- t6 I想請問大家有沒有寫過相似的程式?
2 i# @; u; t# r4 x) P2 l) `

5 k0 F2 r, S' M2 Z" |: w# n- \module dcm1(clk,rst,clk0,clk90,clk180,clk270,locked,clock);
+ V) q. T4 n; Z5 U" S5 S
; b% h3 [1 k/ T3 o$ Hinput clk;
. [1 l' J' L$ f3 p; |- Z8 J9 ~3 yinput rst;
2 [* J! b3 ]# k$ R" m, d5 F
output clk0;
output clk90;
* g: P% p: H# @9 {4 [9 {output clk180;
output clk270;
& f1 {1 u4 O- _  _+ W0 `9 Q7 [output locked;
output clock;

( I6 f9 D2 p; T$ y
6 Q7 J, I4 r8 p9 i/ R' qwire clk0;
. K5 v$ Y7 c8 A, o; E6 N& `wire clk90;
wire clk180;
wire clk270;
wire locked;
- D$ c) U9 e' u+ F! y8 g
, m2 [; f# Y: \# O& F3 f' l, Udcmm instance_name (
* t% D+ V$ @) K' X, m: F    .CLKIN_IN(clock),
    .RST_IN(rst),
8 \& |0 |6 G5 q: _# V/ q4 W    .CLKIN_IBUFG_OUT(),
    .CLK0_OUT(clk0),
$ p4 r( x' c% O( v3 S    .CLK90_OUT(clk90),
    .CLK180_OUT(clk180),
% Q0 q& i  e( O' V    .CLK270_OUT(clk270),
    .LOCKED_OUT(locked)
    );

$ x4 R* q  Y4 Q5 M6 Eendmodule
2 y, }! n  G6 P

6 ?. J. y5 g0 C1 K
腳位:

NET "clk" LOC = T9;
NET "clk0" LOC = P8;
( O. x" B/ f4 X: m$ p3 A+ xNET "clk90" LOC = T10;
, G6 z3 `9 x( H4 D0 o7 O6 C& XNET "clk180" LOC = R11;
NET "clk270" LOC = R12;
NET "locked" LOC = R14;
NET "rst" LOC = R9;

sieg70

請問有看到啥咪錯誤訊息? 還是有怎樣的問題? @@