|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink
6 F) k2 H5 q! p0 C7 a! dFrank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p& u/ n+ [+ B2 s$ s5 r4 I7 a; c
$ s/ Z% P" Z" T7 U. E* t- t! k5 fWhat You Will See In This Session
/ N8 f3 _5 e, C" c6 p( X# J3 w" x0 T4 J* @, S
Introduction to Model Based Design For FPGA and ASIC" u* w& z1 i+ ?+ b+ R( d
Case Study – Audio Equalizer
3 x% r; u' c; \2 {3 o D# S% OFixed-Point Modeling& l! y: R5 H/ n$ ?; D; I
HDL Code Generation
& w: S7 k; [3 L# U. f* [% A$ pOptimizing For Speed And Area
& c! ]7 s9 _- g7 gVerification: HDL Co-simulation And FPGA-in-the-Loop
* c. x8 y7 O8 a; P: G9 i" X2 m% ~- YSummary And Next Steps$ M2 w( ~, j9 ?9 G- L0 ~5 j1 l- Z
/ [) N) L; I4 H/ l5 Y. q
# ~7 [2 @$ s" b
' ~0 }! I9 I3 B% j, p% k# C |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|