|
發表於 2011-3-17 15:20:38
|
顯示全部樓層
Moving 3D ICs into Mainstream Design Flows
! U' [/ I9 K6 o9 `) KChi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence
- }9 _3 a1 a. A5 F5 ?, X6 Q7 E, \; z: E4 ~
Volume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.
' {4 Z. j4 D0 d& ^7 `
' }& i7 B4 E$ r- T7 Z3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.) C0 x# E: _% w7 S* o
& r" J& |8 w$ \) L$ F1 m+ QRead more |
|