原帖由 jesseyu 於 2009-4-17 05:41 PM 發表 0 z2 W6 r( e# m+ s1 }$ kThis is mainly to provide rail-rail output with only one stage rather than two.