Chip123 科技應用創新平台

標題: Optimization on ESD Clamp Circuits in a 0.13-μm Technology [打印本頁]

作者: semico_ljj    時間: 2008-11-26 09:58 PM
標題: Optimization on ESD Clamp Circuits in a 0.13-μm Technology
Optimization on NMOS-Based Power-Rail ESD Clamp
. r1 n' E, t6 l% }* Y( B( G& GCircuits with Gate-Driven Mechanism in a 0.13-μm2 n) u- U. N& e* e; n2 v3 [
CMOS Technology
/ H% I! p$ b' C) z$ b8 C
' V& D+ q' i5 D3 M. M- W8 \Abstract—NMOS-based power-rail ESD clamp circuits with gate-driven mechanism have been widely used to obtain the% @2 S; P6 i( ^0 ~% m
desired ESD protection ability. All of them are based on a similar circuit scheme with 3-stage inverters to drive the ESD clamp NMOS transistor with large device dimension. In this work, the designs with 3-stage-inverter and 1-stage-inverter controlling circuits have been studied to verify the optimal circuit schemes in NMOS-based power-rail ESD clamp circuits.
2 E" M1 G7 |/ [8 o, D0 m7 G/ d. u, m7 g0 f  \
注意:内容有一定深度,初学者可能看起来有些困难。
* ]! U+ t6 j  p0 z; T2 ^% G0 ~( `8 }  j9 w3 I$ l, Y, n; p/ h+ ~9 W2 n

作者: semico_ljj    時間: 2008-11-26 09:59 PM
IV. CONCLUSION
, F! c; a1 P% M' k1 ^5 w- zThe designs with 3-stage-inverter and 1-stage-inverter
; `$ l. w% u6 I, o. n! ncontrolling circuits have been studied to verify the optimal; v$ E% g/ g& z4 x2 Q
design schemes in NMOS-based power-rail ESD clamp* \. D' C- y& T4 K& k$ k
circuits. In addition, two ESD clamp NMOS transistors,9 F" M7 Y9 _7 s" N! j) Z# F0 r
having snapback and no snapback operations, also were codesigned
" \" Q4 L5 ?3 k0 l) j9 Rwith different controlling circuits to realize the
5 t# p' S9 K3 Z- `4 Limpact on their required performance. According to the" @# `' I' s' d2 T
experiments and analyses, the 3-stage inverters can slightly! ^0 k1 x" H3 [! Q$ Z8 n5 m/ _4 h
increase the ESD robustness, but they also can dramatically
# o  A( O' F1 F" h' `sacrifice the mis-trigger and latch-on immunity. The 1-stage" k1 G/ k/ A) S( M: a5 X& A4 N& a
inverter should be an appropriate and reliable candidate for the, i, V0 [+ a+ i( h: w7 t; p
power-rail ESD clamp circuits.
作者: aicder    時間: 2008-12-7 09:38 AM
very good!
4 P# _4 m! Y2 a8 F4 n: }( }DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
作者: kevin5461    時間: 2009-1-15 05:54 PM
好東西~~謝謝這位大大的分享~~~~~~~~~~~~~
作者: layes2    時間: 2009-7-30 10:19 AM
還要回復啊。希望能學到一些東西,謝謝!
作者: jstsai    時間: 2009-8-28 08:22 PM
very useful, Thanks for your sharing...........
作者: chkd002    時間: 2010-6-29 02:10 PM
正在學這方面的知識,多謝分享好東西!




歡迎光臨 Chip123 科技應用創新平台 (http://www.chip123.com/) Powered by Discuz! X3.2