標題: In your verification flow, the primary EDA vendor/tool your team is using [打印本頁] 作者: sophiew 時間: 2013-9-3 04:12 PM 標題: In your verification flow, the primary EDA vendor/tool your team is using for Verification Planning on your current project0 j" M8 J, I( V H9 S: W
6 _, h0 w% v6 `! g4 E. S; Z$ q! xIf other (please specify), or you don’t know?作者: ritaliu0604 時間: 2013-9-25 04:00 PM
新思科技推出DFTMAX Ultra 可大幅降低矽測試成本(silicon test cost) 7 c0 n2 C. P% Y- N- j) N+ M# G客戶能以更少的測試探針(test pins)提升壓縮能力(compression)達三倍 , q$ G# k# q8 Y' J) f
5 _4 u3 Y: n; K1 K新思科技實作事業群資深副總裁暨總經理Antun Domic表示:「新思科技在電路合成測試的領域居於領導地位,早在2005年即推出DFTMAX壓縮技術。與TetraMAX ATPG一同運作,能讓設計人員降低測試成本同時提升產品品質。這次推出的DFTMAX Ultra 是我們新開發的電路合成測試產品,能協助設計團隊以更低測試成本來達到更高品質的目標,同時滿足更為緊湊的設計時程。」作者: tk02561 時間: 2013-11-19 08:49 AM
Lead Physical Design Engineer(Shanghai) L6 R# K7 T1 N4 N3 C- Y) H* U
公 司:One world top EDA company 2 q. K2 F' {1 G工作地点:上海 - J6 P; b. b- i* D$ O, e# a# V0 ?
职位描述+ P4 ^ N. q; U% N1 {2 C
-Perform physical design implementation, including synthesis, floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure, and physical design project management." u9 i7 K% r' X
-The candidate will have the opportunity to work on many varieties of challenging designs, i.e. low power and high speed design. The responsibility includes participating in or leading next generation physical design, methodology and flow development. 5 m4 P4 k. o9 V7 I: h) |& |, P R" [1 D+ g. ]+ t
职位要求: d, S$ I, J O# g) B* o& D
1. BS degree with 10+ years of applicable experience, MS degree with 7+ years of applicable experience in electrical engineering, microelectronics. 4 F9 x5 l4 O6 z3 y/ ~4 ]0 t/ ^2. Experienced with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues. ) b. G- G/ B: A/ P/ G$ q; P- r- ?3. Solid knowledge on LP Design, DFT, static timing analysis, EM/IR-Drop/crosstalk analysis, formal verification, physical verification, DFM. - P3 ]" s: K, t2 b; a4. Successful track records of taping out complex, 65/40/28 nm SOC chips. v# j- F; X6 W$ e! n5. Automation and programming-minded, solid coding experience in Makefile/Tcl/Tk/Perl. " O; c) H$ h, p+ J5 G% q
6. Self-motivated, able to work independently or as a team player, excellent verbal and written communication skills in English.作者: tk02561 時間: 2013-11-19 08:50 AM
Staff Hardware Based Design and Verification Engineering Lead' K8 N3 Q. W( w- W) _3 l
公 司:One world top EDA company6 O9 k, ?( y) p, B* h5 \
工作地点:上海. K% N% t9 e$ p D" X# Q1 Z
: E3 k' s) u, H: S k% DPosition Description: 9 ?$ R% D* Y# K5 H1. The Staff Hardware Verification Engineering Lead will be in charge of a team of field engineers to support advanced hardware based verification flow integration engagements with Cadence customers and provide easy-to-adopt packages and workshops to xx field application engineers and customers alike. & r* R+ A* x, L! `! u6 W% W$ W2 ^9 ^$ h; S% ^
2. He/she will focus on the technical aspects of the following hardware verification solutions for customer engagements as well as creating demos/workshops to train field AE and customers: / N+ c) \ q# w; D) O5 w1 D
(1) xx Palladium HW Acceleration Platforms , i; F" k4 P9 x(2) xx Acceleratable Verification IP portfolio 2 G b7 F1 E2 z' a) u# f(3) CVA product integration with other xx products such as Incisive Simulation and RTL Compiler for power analysis : m5 d+ e! C+ C- k: f(4) HW/SW Co-verification solutions for SoC designs作者: tk02561 時間: 2013-11-19 08:50 AM
Position Requirements: # Q9 d6 I+ g( @* l1. Experience: G3 S) u/ z- H- v. E
- Minimum experience required: 10 years 5 O1 q: ]- G- g; p- Expertise in RTL top-down design and verification methodology automation are required. This includes full hands on knowledge of writing and debugging Verilog, VHDL and SystemVerilog based D&V environments." r& {7 h( \+ |! d. L; K' ^8 }/ Q
- We would also like the candidate to have good knowledge of SoC design principles, embedded software development and HW/SW codesign and coverification.# i/ [9 d7 {3 y. ^
- Knowledge of UNIX, C/C++, other scripting programming languages ( Perl, TCL…) is highly desired 1 O! p) B3 Q' v! k% F; R- Strong verbal and written communication skills in English are required - K L9 T6 D* ~6 y* Z1 h- HW acceleration or In-Circuit Emulation or FPGA prototyping experience is a must 3 O" L2 ]' d9 Z3 [4 E! I( R! S% {
- Hardware verification, including knowledge of HDL simulators and debugging simulations 7 ^7 l: l- a$ k, W& x- Hands on experience with using design and verification languages like SystemC, SystemVerilog (IEEE 1800) and VHDL is a must. # @9 f, g7 b1 {# l s- Knowledge of embedded systems and software development for SoCs is a plus / {. c+ H. h$ O2 \7 I, X2. Education: 0 t; X5 @# b* P8 E- A: x; YIdeally the person should possess the BS/BE level of understanding of CS or EE Engineering concepts % G6 K+ U9 d2 E8 t0 P- Q- Minimum Education Required: education level of BS with 10+ years experience (or MS with 7+ or more years experience). 3 n' h/ B# K* C* @3 y3. Travel of 30% of the time should be expected.